+


11 M

II II

بدا

=

1/7



## Minimal Latency Serial Media Independent Interface To Media Independent Onverter Gurumani Senthil Senthil Actial No. 09/815,987 Atty. Dkt. No. 00–065

¥ ER ▼ CRS 0 RXD7  $\circ$  $\infty$ RXD5 RXD4 144 9 RXD3 50 X CLOOK 3XN¢ ğ TXD2  $\overset{\times}{\mathbb{Z}}$ /RXDV SMII SMII TXD1 RXDO TXD0 RX\_DV ₹ TX\_ER CRS 0 RXD7 တ  $\infty$ RXD5 XQX. 9 TXD3 SYN 9 /RXDV RXD/ RXDO TXEN TXD0  $\sim$ RX\_DV ä ₹ 7/7

 $\mathcal{C}$ 

3/7

```
always
If (smii clock cycle is 2 or 7 and
  speed is 100Base X)or
  (smii clock cycle is 7 and
   smii frame count is 0 or 5 and speed is 10BaseX)
   txen_samp1 <-- txen_samp0
   txd_samp1 <-- txd_samp0
txer_samp1 <-- txer_samp0</pre>
   txd_samp0 <-- mtxen;
   txd_samp0 <-- mtxd/
   txd_samp0 <-- mtxer
```

Į.


M

\*

ļΞ

Interface Converter Gurumani Senthil Serial No. 09/815,987 Atty. Dkt. No. 00-065

4/7



TO THE PARTY OF TH  Atty. Dkt. No. 00-065

5/7




FIG.5





FIG.6

Atty. Dkt. No. 00-065

6/7



ļ.

Į, 

1 TŲ. fli

ļi

FIG.7

Interface Converter Gurumani Senthil Serial No. 09/815,987 Atty. Dkt. No. 00—065

7/7

```
always
if (speed is 100BaseX)
   If (smii clock cycle is 4 or 9)
      Generate the MII Rx outputs from the outputs of Rx Output Generator and
      status bits.
else if (smii Rx Frame count is 1 or 6 and
          smii clock cycle is 9)
    Generate the MII Rx outputs
    from the outputs of
    Rx Output Generator and status bits
```

Œ

ñ

Ļ≞